

MS-7C52 Ver:1.0

CPU:
AMD AM4
System Chipset:
Promontory A320
(Value DIY or System Builder)

Main Memory:
DDR IV * 2 MAX:64 GB


VRM
uP9505 3+2

On Board Chipset:
LPC Super I/O --NCT5565
LAN RTL8111H
Azalia CODEC - Realtek ALC887


Expansion Slots:
From CPU
PCI Express X16 Slot * 1
PCI Express X1 Slot * 1
PCI Express X1 Slot * 1

OCF IC:
UP6273

FUSION BLOCK DIAGRAM



01 Block Diagram	36 CPU Power VDDP-RT8125E
02 Cover Sheet	37 CPU Power Connector/PWRGD
03 FM4 DDR4 I/F	38 CPU Power uP9505 3+2 Phase
04 AM4 PCIE/SATAE	39 CPU Power Phase 1-3
05 AM4 Display/Audio	40 CPU Power NB Phase 1-2
06 AM4 SVI/ACPI/GPIO	41 CPU Power NB Switch/NCT3933
07 AM4 LPC/SPI/USB/CLK/STRAP	42 UP6273 CURRENT SENSE
08 AM4 Power/RTC Power/ 09 AM4 GND	43 ATX/Front Panel
10,11 DDR4-DIMM CH-A/B	44 ALL LED Control
12,13 DDR4-POWER/GND	45 BOM Option
14 Promontory-PCIE/SATA/SATAE	46 RTC Circuit/Moat Cap
15 Promontory-USB/OC	47 History
16 Promontory-CLK/ACPI/GPIO	48 Power Sequence
17 Promontory-Power / 18 Promontory-GND	49 Power Delivery
19 PCIE X16(X1*2) SLOT	50 GPIO MAP
20 SIO NCT5565	
21 CPU/SYS FAN Control TYPE K	
22 LAN-RTL8111H	
23 / 24 Audio ALC887	
25 USB Rear PS2+USB2.0	
26 USB Rear LAN+USB3.1 GEN1	
27 USB Front Side	
28 SATA Connector	
29 DVI Connector	
30 DP to VGA ITE6516	
31 ACPI uPI-5VDIMM&3VSB	
32 PM-NB681-1.05V/GS7133-2.5V	
33 DDR PWR VPP25/VTT-MP2143	
34 DDR Power-RT8231AGQW	
35 CPU Power 1P8V-MP2147	




Strapping Options

2019/5/14

R349 & R343 passed to follow up PM's spec

	R349	R343
01s	X	●
02s	●	X
03s	●	X

	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator (Default)	SPI ROM (Default)
PULL LOW	LPC device Boot Fail Timer Disabled (Default)	Configured for External clock generator ?????	LPC ROM (Default)



	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode

	RTCCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board

2019/5/2
R2387 is added by Ryan's comment





Table 7. Clock Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types
GFX_CLKP	O-400FX-D	PCIe® Graphic Slot Clock	0 1 2 3 4
GFX_CLKN	O-400FX-D	PCIe® Graphic Slot Clock	X X X X X
GPP_CLK0P	B-IOV-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK0N	B-IOV-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK1P	B-IOV-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK1N	B-IOV-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK2P	O-400V-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK2N	O-400V-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK3P	O-400V-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
GPP_CLK3N	O-400V-P-D	PCIe® Expansion 100-MHz Reference Clock	X X X X X
X48M_X1	I-IOV-P-S-4	48-MHz Crystal Clock 1 Note: Power rail must be tied to 30-55 or 50-55	X X X X X
X48M_X2	I-IOV-P-S-4	48-MHz Crystal Clock 2 Note: Power rail must be tied to 30-55 or 50-55	X X X X X
X32K_X1	I-RTC-S	32-MHz Real Time Clock Crystal Oscillator Input Note: Input must be active at all times.	X X X X X
X32K_X2	I-RTC-S	32-MHz Real Time Clock Crystal Oscillator Input Note: Input must be active at all times.	X X X X X
RTCCCLK	O-IO18S-S-4	Real Time Clock 32-MHz Output	X X X X X
	O-IO18S-S-4	Real Time Clock 32-MHz Output	X X X X X

Layout: Place x'tal within 1.5 inch of APU





PLACE THESE COMPONENTS CLOSE TO U600, AND USE GROUND GUARD FOR R48M_X1 AND 48M_X2

SPI ROM (1.8V)


2019/5/8

R492, R525 are changed to 0ohm to short copper by cost reduction.



2019/4/11

The footprint of SPI1 is changed to SIC8_SST_S2A.COLAY_T by 16M/32M colay by PM spec




VDDIO_AUDIO Circuit


2019/4/11
R537, C397, C459, U49, R529, C456, C464, R536, R535, C453 are deleted by Ryan's comment

1.5V
0.25A

TOP SIDE








2018/5/13
The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment

MB_DATA[63..0] [3]

MB_ADD[13..0] [3]



SMB_CLK_DIMM [10]
SMB_DATA_DIMM [10]
SMB_DATA_DIMM [10]

DIMM3 (CHANNEL-B) -A2
ADDRESS = 0:1 [SA1:SA0]



DIMM SLOT PN BY SPEC

2018/5/13
The footprint of DIMMA1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment





Vinafix.com

2018/5/13
The footprint of DIMMA1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment




DDR VREF

(place resistors close to DIMMs)





2018/5/13
The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment




Vinafix.com


2018/5/13
The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment

DDR VREF

(place resistors close to DIMMs)



2019/4/26
B450 SKU is added by PM spec updated



Appendix G SATA Port to DEVSLP Mapping

SATA port	DEVSLP signal
SATA_TX/RXP[N][0]	DEVSLP0
SATA_TX/RXP[N][1]	DEVSLP1
SATA_TX/RXP[N][2]	DEVSLP2
SATA_TX/RXP[N][3]	DEVSLP3
SATAE_TX/RXP[N][0]	SATAE_CLKREQ0N
SATAE_TX/RXP[N][1]	DEVSLP4
SATAE_TX/RXP[N][2]	SATAE_CLKREQ1N
SATAE_TX/RXP[N][3]	DEVSLP5

Appendix F SATA Port to SATA LED Mapping

SATA port	SATA LED
SATA_TX/RXP[N][0]	SATALED0
SATA_TX/RXP[N][1]	SATALED1
SATA_TX/RXP[N][2]	SATALED2
SATA_TX/RXP[N][3]	SATALED3
SATAE_TX/RXP[N][0]	SATALED4
SATAE_TX/RXP[N][1]	SATALED5
SATAE_TX/RXP[N][2]	SATALED6
SATAE_TX/RXP[N][3]	SATALED7

Vinafix.com

AMD 300-Series Chipsets, "Promontory" Sub-Family
Data Sheet

Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SS Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

Vinafix.com


PROM1 ONLY




55553 Rev. 1.10 May 2018

Vinafix.com


2019/5/8
L24, L23 are deleted by cost reduction




2019/4/30
L24, L23, L25, L30, L26, L28 are changed to 0ohm by Ryan's comment.
2019/4/30
B450 SKU is added by PM spec updated




2019/5/8
L25 is deleted by cost reduction




2019/5/8
L30 is deleted by cost reduction




2019/5/8
L26 is deleted by cost reduction



2019/5/8
L28 is changed to 0ohm to short copper by cost reduction.



Chapter 17: Power and Decoupling Requirements						
Note: Unless otherwise specified, recommended capacitor dielectric material is X5R, X5V, X7R, or X7S ceramic. Designers may replace a larger capacitor body size with a smaller body size. Transposed body sizes are acceptable and preferred.						
No.	V/VIN	Group	Explanation	Qty	Value	Units
17-4		VDD105	Ceramic capacitors.	6	22	µF
17-10		VDD105	Ceramic capacitors.	25	1	µF
17-14		VDD105	Ceramic capacitors.	1	22	µF
17-20		VCC25	300 Series Ceramic capacitors.	12	0.1	µF
17-21		VCC25	400 Series Ceramic capacitors.	12	1	µF
17-25		VCC33	Ceramic capacitor.	1	22	µF
17-30			Ceramic capacitors.	1	0.1	µF
17-34		VSUS33	Ceramic capacitors.	1	22	µF
17-40			Ceramic capacitors.	1	0.1	µF
17-44			Ceramic capacitor.	1	33	µF
17-50		VSUS105	Ceramic capacitors.	2	0.1	µF




2019/4/30
Based on 55551 v1.08,
about VCC25 decoupling
300 Series: put 0.1uF
400 Series: put 1uF

PCI EXPRESS x16 Slot

5.5A at +12V
3A at VCC3
375mA at 3VSB


2019/5/15
The text of PCI_E1 & PCI_E2 are swapped by PM's comment

0.5A at +12V
3A at VCC3
375mA at 3VSB



From FCH

[6,16,19,22,47] APU_WAKE#




From FCH

To FCH

2019/4/15
PCI_E3, C647, C648, R800 are deleted by PM spec.


within 500mil



PROM RESET


From SIO [20] PLTRST_BU2#_R R233 X 22R1%0402 PLTRST_BU2#
From FCH [16,22] PLTRST_BU1#_LAW R233 X 22R1%0402 PLTRST_BU1#
Co-lay FCH Reset for meet FCH sequence. See 55553.

SMBus separate circuit






SMB_SEL
GPIO Default High

GP70 的GPIO可以選成GRN LED，所以有呼吸燈的功能，但有兩項要注意：
1, GRN LED在您的案子應該會是PWR LED (LED VCC).
2, GP70有DSW_EN的hardware strapping，所以外部會有pull-up到SIO_3VA.





Vinafix.com


HW Monitor - Voltage



Thermal Monitor




COM PORT




POWER ON STRAPPING PIN FOR NCT5565D


PIN	5563D NAME	Circuit NAME	0	1
18	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E
19	FANOUT_DEF_EN	DTRA#	CPU FANOUT default RPM 50%.	CPU FANOUT default RPM 100%
21	TESTMODE1_EN	SOUTA	DISABLE TESTMODE	ENABLE TESTMODE
14	ESPI_EN	GA20M	ENABLE LPC	ENABLE ESPI
35	DSW_EN	DSW_EN	DISABLE	ENABLE DSW_EN



FAN(direct PWM mode_)




2019/4/15
U2, C5, R8, C9, C23 are deleted; R1517, R1518, Q149 are added; R4 is changed to 2.2Kohm by PM spec.
2019/4/15
C13 is changed from 22uF to 10uF; D5, C10, C6 are deleted by the latest module circuit
2018/5/9
R1517, R1518, R4 are deleted and then RN13 is added by cost reduction.




2019/4/15
U3, C14, R21, C20, C32 are deleted; Q150, R1520, R1519 are added; R20 is changed to 2.2Kohm by PM spec
2019/4/15
C29 is changed from 22uF to 10uF; D8, C21, C15 are deleted by the latest module circuit
2018/5/9
R1520, R1519, R20 are deleted and then RN14 is added by cost reduction.

PS2




layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch
Vinafix.com



2019/4/10
About PS2 circuit move from the page 25
2019/4/10
KB_MS1 is changed to N56-12F0151-H06 by PM spec.

RTL8111G/RTL8111H Giga LAN




8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15


Vinafix.com

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15



ESD Protect
UL2&UL3 close to connector



Type B: ALC892/887

Follow APU power well

CA14 closed PIN25

CA31 closed PIN38

CA30 closed PIN38

VCC3





11mA
Closed PIN1

CA20
10u6.3X/6


CA19
C0.1u16X0402

2019/4/10



AUDIO is changed to N54-13F0591-F02 by PM spec.



2019/5/2
LA1 is unstuffed; LA8 is added; DA3 is connected from ATX_5VSB to LDOVDD by Robert's comment



CA32, CA33 close to LA1



Varister --> cap for cost down

D0G-2710510-I05

D0G-2950500-S10

Close to Jack

Close to Front panel

For HDA/AC97 front cable.

De-pop circuit for Rear Line out & Front Headphone out)

Analog




20181203
Remove Audio LED,
RA73、RA71、RA72、RA74、RA75、LEDA4、LEDA2、LEDA3、LEDA6、LEDA5、LEDA7、QA4、QA5 unstuff.

Change P/N by PM SPEC


[20.24] FADING_LED >> FADING_LED

[20.24] FADING_LED >> FADING_LED




USB


2019/4/10
About PS2 circuit move to the page 21



USB Power







APU_USB_OC



	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act.Low	0	1	1
SR	1	0	1
Act.High	1	1	0



USB 3.1 GEN1





2019/4/30
EC12 is changed to C71-56106K1-A05
by PM spec updated

2019/5/3
EC12 is moved to page25 by cost reduction

USB3.1 GEN1






2019/4/10
USB2 is changed to N53-18M0091-F02 by PM spec.



2019/4/30
EC30 is changed to C71-56106K1-A05
by PM spec updated





2019/5/3
EC30 is moved to page25 by cost reduction

Front USB2.0



2019/4/30
EC37 is changed to C71-56106K1-A05
by PM spec updated

2019/5/3
EC37 is moved to page25 by cost reduction












C758
C0.1u16X0402





Front USB3.1 GEN1

2018/5/13

The footprint of JUSB3 is changed to BHEAD2X10_2MM_NP20_USB3 by the latest result by Ryan's comment





SATA Connector






DVI level shifter





VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




2016.01.11 Dual MOS change to single MOS, reduce CM noise by EMI Suggestion





2019/4/10
VGA_DVI1 is changed to N58-43F0111-EB6 by PM spec.





2019/5/8
Note: 7C52-02S are all no unstuff expect for DV1, FSV1, CV38, VGA_DVI1
20181203:
If connect to eDP port,must confirm whether it
support hot plug detection HPD and re-auxtraining
UV1 change to B0B-6516B3C-I15, FW改善省電.



System Status	GPIO	IT6516b's HPD
Legacy Mode (VBIOS) /DOS M0de	HIGH	Force HIGH
Windows /UEFI Mode (GOP)	LOW	Depend on VGA device's plug/unplug




P/N Change for VESA 1.2 SPEC PASS



2019/5/6
FSV1 is changed to D08-0101700-P16 by Ivy's comment


5VDIMM FOR DDR



2019/5/8
R2402 is added by Ryan's comment


[25] DIMM_VCCDRV << DIMM_VCCDRV
[25] DIMM_SBDV << DIMM_SBDV

5VDUAL For 3VSB · CPU 1.8V · VDDP




2019/4/17
R60, C79, Q9, R55, C67 are deleted by Ryan's comment

SIO_3VA



Vinafix.com

3VSB cost down





2019/4/18
R549, Q2, R62, Q81, R114 are deleted by Ryan's comment

DDR4_1.2V
15.5A+4.75A+0.6A=20.85A

15.5A FOR CPU
4.75A FOR 2DIMM
0.6A FOR DDR VTT


R178: 280K, OCP實測28.8A.



UPI VOLTAGE CONSOLE

0x26: RH=18K, RL=13K

$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$
VCCDDR:
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$
 $N = \text{Phase number} = 1$
 $= 20.85A * \sqrt{0.24 - 0.0576}$
 $= 5.21A$




2019/4/11
EC5 is deleted; C115 is stuffed, C1538 is stuffed by Ryan's comment


2019/4/30
EC6 is changed to C71-56106K1-A05 by PM spec updated

Default = 1.21V

2019/4/17
R181 is changed from 1.24kohm to 1.62Kohm by same as 400 series from Ryan's comment



Imax: 20.85A
1.2V



2019/4/30
EC18, EC19 are changed to C71-56106K1-A05 by PM spec updated.

FOR CPU 1.8V S5

0.5A

FOR VCCP_SOC_S5

0.9A


0.5A + 2.0A +
0.9A = 3.4A

CPU 1P8V S5

CPU: VDD 18 S5@0.5A
CPU: VDDIO Audio@0.25A
CHIP: VDD_I8_S5@0.1A



CPU_1P8: 2.5A
CPU_VDDP_S5: 1A
CHIP_SOC_S5: 1A

2019/4/12
L19, R479, R469, C423, C394 are deleted; R451 is changed from 2.2Kohm to 10Kohm; R445 is unstuffed; R472 is unstuffed; R1503, C1544, C1545, C1546, R1505 C1983 are added; U42 is changed to MP2329; R1504, R1508, C1551 are reserved; C387 is changed from 0.1uF to 22uF by Ryan's comment



FOR CPU 1.8V S0


2.0A




CPU VDDP

CPU: VDDP@8.5A

Input Current = $(8.5A \times 0.9V) / 12V / 0.8 = 0.8A$
Choke Isat = 8A
 $I_{rms} = I_{out} \times \sqrt{((V_o/V_i) \times (1 - (V_o/V_i)))}$
 $= 13 \times \sqrt{((0.9/12) \times (1 - (0.9/12)))} = 3.42A$
Choke Irms = 5A




20180822
fix PG glitch when VCC3 ramp up, C386 stuff.



CPU VDDP S5

CPU: VDDP_S5@1A



$$L = (V_{out} / (F_{sw} \times I_{ripple})) \times (1 - (V_{out} / V_{in}))$$
$$0.9 / (700K \times 8.5 \times 0.3) \times (1 - (0.9 / 12)) = 0.47\mu H$$
$$0.9 / (700K \times 8.5 \times 0.5) \times (1 - (0.9 / 12)) = 0.28\mu H$$


Isat: 22A

0.9V@8.5A


OCp=13A

Imax: 8.5A


CPU_VDDP need to confirm 1.05V



2019/4/25
CHOKE13 is changed to L04-68B7350-T15
by Ryan's comment




$$V_{out} = V_{ref} \times \{1 / [R450 \times (1 / R438 + 1 / R1492)] + 1\}$$
$$= 0.6 \times \{1 / [1.33k \times (1 / 1k + 1 / 1m)] + 1\}$$
$$= 1.0506V$$




2019/4/16
R490, C436, Q95, R464 are unstuffed by Ryan's comment

Imax: 1A
0.9V@1A




$$V_{out} = V_{ref} \times (1 + R489 / R488)$$
$$= 0.8 \times (1 + 1K / 3.16K)$$
$$= 1.053V$$

VRM_Enable circuit




ALL POWER GOOD MUX



When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state. If you're buffer use 3.3V_S0 and you need Pull-down 100K. If you're buffer use 3.3V_S5 and you don't need PD.

S0 PG




S5 PG



2019/5/20 Q11.G2 and Q11.G1 are swapped by Ryan's comment

Vinafix.com




		BOOT VOLTAGE
SVC	SVD	Pre PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



2019/5/8
VR59, VR42, VR37, VR40 are changed to 0ohm
to short copper by cost reduction.



```
VR_HOT# pull low when T>110°C
VR_HOT# pull high when T drop to 90°C
Choose VRHOT LOW=51%*VCC and VRHOT HYS=5%*VCC
```



2019/4/18
VC3, VC27 are changed from 1uF/6.3V to 1uF/16V; VC5 is changed
from 0603 type to 0402 type by "PN 190325" rule

SET1 control ICCMAX,OCP setting
SET2 control Internal compensation

```
VCORE IccMAX: 125A =>OCP=>140A
VCC NB IccMAX: 75A =>OCP=> 90A
```

VCORE 95W TDC:80A EDC:125A
VCORE 65W TDC:65A EDC:95A



2019/4/10
VRM passed to follow up PM spec

2019/4/11
CHOKE5, CHOKE6, CHOKE4 are changed to L04-22B7601-T15 by Ryan's comment

2019/4/11
VQ13, VQ14, VQ10 are changed to D03-4337N0C-ST8 and VQ15, VQ16, VQ17, VQ18, VQ11, VQ12 are changed to D03-4503N0C-ST8 by Ryan's comment(same as 7A36-3.0)


2019/4/25

VC44, VC40, VC41 are changed to 0.1uF; VR105, VR97, VR99 are changed to 2.32Kohm; VR139, VR140, VR141 are added to 2.26Kohm by vendor's suggestion




2019/4/30

EC40, EC42, EC45, EC46, EC47, EC48 are changed to C71-56106K1-A05 by PM spec updated



Close to IC



Close to IC



Vinafix.com

VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A



2019/4/10
VRM passed to follow up PM spec

2019/4/11
CHOKE7, CHOKE8 are changed to L04-22B7601-T15 by Ryan's comment

2019/4/11
VQ20, VQ24, VQ21, VQ25 are changed to D03-4337N0C-ST8 and VQ22, VQ26, VQ19, VQ23 are changed to D03-4503N0C-ST8 by Ryan's comment(same as 7A36-3.0)



2019/4/25
VC45, VC51 are changed to 0.1uF; VR114, VR108 are changed to 2.32Kohm; VR142, VR144 are added to 2.26Kohm by vendor's suggestion



2019/4/22
EC49 is deleted by Ryan's comment

2019/4/30
EC43, EC44, EC50 are changed to
C71-56106K1-AO5 by PM spec updated


FOR VCCP_SOC_S5
0.9A

TYPE0 Only


S5_MUX_CTRL
HIGH:S0
LOW: S3/S5

H: +VDDCR_FCH_ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V), VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB

(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors)Bristol Ridge TYPE0



Imax: 0.9A



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

CPU VCCP_NB_S5 ONLY SUPPORT TYPE0

Vinafix.com

Over Voltage Control IC

2019/4/23
U62, R616, R614 are deleted by Ryan's comment
除非超壓對功能有任何幫助, 否則不上NCT3933與開超壓選項


2019/4/11
U64, C570, R618, R621 are deleted by Ryan's comment

UPI VOLTAGE CONSOLE

0x26: RH=18K, RL=13K

0x20: RH=10K, RL=OPEN

0x2A: RH=OPEN, RL=10K



Vinafix.com


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

uP6273 CURRENT SENSE

2019/4/11
R1083, R1080, C973, R1079, U101, C914, C915, R1060, C919, C916, R1071, R1072, C917, C918, R1066, R43, Q6, Q12, R61 are deleted by Ryan's comment

20181107
cost down-remove 12VIN OCP


Vcore EDC MAC 125A
NB EDC MAX75A



CPU POWER CONNECTOR

2019/4/11
CPU_PWR1 is changed to N93-04M0441-H06 by PM spec.

2019/4/11
CHOKE1, SP1, SP2 are deleted by Ryan's comment



D=Vout/Vin		
Vin = 12	> input voltage	
Vout = 1.5	> output Vcore	
D = 0.125		

I o = Icore(max)*0.8		
I core(max) = 125	> Vcore current	
I avg = 100	A	

I ripple={ I o*√ D*√ (1-D)} / Phase		
Phase = 3	phase	
I ripple = 11.02396	A	

How many pcs. Of Cap.		
I ripple(cap) = 5000	m A	
COETEMP = 1		
Input Cap. = 3	pcs.	

For Vcore

D=Vout/Vin		
Vin = 12	> input voltage	
Vout = 1.2	> output Vcore	
D = 0.1		


I o = Icore(max)*0.8		
I core(max) = 75	> Vcore current	
I avg = 60	A	

I ripple={ I o*√ D*√ (1-D)} / Phase		
Phase = 2	phase	
I ripple = 9	A	

How many pcs. Of Cap.		
I ripple(cap) = 5000	m A	
COETEMP = 1		
Input Cap. = 2	pcs.	

For NB

EZ Debug LED



2019/5/2
R227, CPU_LED1, Q79, R223, DRAM_LED1, Q41, R230, R240, VGA_LED1, Q42, R236, R248, BOOT_LED1, Q45, R244 are unstuffed by PM spec updated.

GPIO	GPIO97	GPIO98	GPIO99	GPIO100
LED	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
亮		GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)
滅	GPO LOW			

LED Control by SIO

1.0 SPEC Removed

DDR LED


Removed P/N by PM SPEC

PCI Express LED Control

Removed P/N by PM SPEC

AM4 APU Detect LED Circuit

iGPU GPU_LED1 OFF
dGPU GPU_LED1 Always ON




Bottom LED


Removed P/N by PM SPEC

LED	x16	x8	x4
PCIE2	Red	White	White


GPIO	EGPIO95	EGPIO96
LED		
亮	GPO PO HIGH	GPO PO HIGH
滅	GPI (default LOW)	GPI (default LOW)






Moat Cap



Bypass MLCC




RTC & Clear CMOS Circuit





M.2 Connector

3.3V@2.5A




2019/5/21
SCREW2 is add by FM request

M.2 Switch



HEAT SINK




2019/4/30
B450 SKU is added by PM spec updated
B450
X_AMD-218-0891011-RH

B450_1UF_5020

X_1u6.3X4

CPU Socket



E95-0000022-C22


2019/5/8
SPI_32 is added by PM spec updated
SPI_32

X_W25Q256JWEIQT-HF

2019/5/8
DVI1 is added by PM spec updated
DVI1

X_DVI24P_BLACK-RH-19

Simulation



MANUAL PART

2019/5/21
MKT1, MKT2, MKT3 are modified by PM updated


OK
UEFI1
G51-M1SPXXA-A09




MKT1 MKT2 MKT3
G51-M1SP43-Q13 X_G51-M1SP42-Q13 X_G51-M1SP44-Q13

2019/4/26
The pin1 of MH4, MH6, MH1, MH2 are changed to GND by CND rule


Optics Orientation Holes



5010



5020



PCB1
PK0-07C5210-G37
PK0-07C5210-G37, 精成
AVL PK0-07C5210-E48, 競華

OPT	Configure	BOM	Function

Vinafix.com